Part Number Hot Search : 
S510B HV101K6 2SK359 02D1C 01118 PE34690 80510 1N4744
Product Description
Full Text Search
 

To Download HBCR-1811 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  programmable bar code decode ics technical data features ? ideal for hand scanning and many automated scanning applications ? supports code 39, upc / ean / jan and interleaved 2 of 5 standard bar code symbologies ? automatic code recognition ? choice of parallel or serial interface ? full duplex ascii interface ? extensive configuration control ? low current cmos technology ? 40 pin dip and 44 pin plcc packages ? audio and visual feedback control ? single +5 volt supply description agilents bar code decoder ics offer flexible bar code decoding capability that is designed to give oems the ability to address a large number of industry segments and applications. flexibility is made possible through sophisticated firmware, which allows the ics to accept data from a wide variety of scanners and to automatically recognize and decode the most popular bar code symbologies. user implementation of the decoder ics is easy since it requires only a few supporting chips and components and provides a standard i/o interface. manufacturers of data collection terminals, point of sale terminals, keyboards, weighing scales, and other data collection and material handling equipment are finding a growing demand for bar code reading capability in their products. the hbcr-1810 series decoder ics make it easy to add this capability without the need to invest in the development of bar code decoding software. the bar code decoder ics are compatible with most hand held scanners. the hbcr-1810 series hbcr-1810 HBCR-1811 is compatible with fixed beam non-contact scanners, digital wands, and digital slot readers. the decoder ics decode the bar code symbologies now in use for most applications in the industrial, retail, government, and medical market. the ics support code 39 (standard or extended), interleaved 2 of 5, and the upc/ ean/jan codes. whenever more than one symbology is enabled, the bar code being scanned will automatically be recognized and decoded, except for standard and extended code 39 which are mutually exclusive. bi-directional scanning is allowed for all bar codes except upc/ean/jan with supplemental digits, which must be scanned with the supplemental digits last.
2 2 the i/o for the decoder ics is full duplex, 7 bit ascii. both serial and parallel interfaces are available. the serial interface can be converted to an rs232c interface or connected directly to another microprocessor for data processing. the parallel interface can be connected to a tri-level bus through a 74ls245 or equivalent. feedback to the operator is accomplished by signals for an led and a beeper. in addition, there are programmable functions covering items such as code selection and beeper tone. the ics are cmos, in either a 40 pin dip package or a 44 pin plcc package. all ics require a dedicated external data memory, 2k or 8k x 8 bit static ram (only 1k is needed) and address latch chip (a 74ls373 or equivalent). the crystal frequency is 12.000 mhz. performance features bar codes supported the decoder ic is capable of reading popular bar code symbologies: code 39 (standard or extended), interleaved 2 of 5, and upc/ean/jan. code 39 is an alphanumeric code, and extended code 39 encodes the full 128 ascii character set by pairing code 39 characters. both can be read bi-directionally with message lengths of up to 32 characters. an optional checksum character can be used with these codes, and the ics can be configured to verify this character prior to data transmission. note that enabling extended code 39 will disable code 39 since they are mutually exclusive. interleaved 2 of 5 code, a compact numeric only bar code, can also be read bi-directionally with message lengths from 4 to 32 characters. to enhance data accuracy, optional checksum character verification and/or message length checking can be enabled. the following versions of the upc, ean and jan bar codes can be read bi-directionally: upc-a, upc-e, ean-8, ean-13, jan-8, and jan-13. all versions can be enabled simultaneously or decoding can be restricted to only the upc codes. upc, ean, and jan codes printed with complementary two digit or five digit supplemental encodations can be read in two different ways. if the codes are enabled without the supplemental encodations, then only the main part of symbols printed with supplemental encodations will be read. if the reading of supplemental encodations is enabled, then only symbols with these supplements will be read. whenever supplemental encodations are enabled, the bar code symbols must be read in the direction that results in the supplements being scanned last. scanner input the decoder ics are designed to accept data from hand held digital scanners or slot readers with the following logic state: black = high, white = low. scanner input can be disabled by software command. this allows an application program to control when an operator can enter data, preventing inadvertent data entry. it also allows the program to verify each scan before enabling subsequent scans. data communications the serial port supports a wide range of baud rates, parities, stop bits, and terminator characters, as described in summary of features and configuration control table. software control of data transmission is accomplished with an xon/xoff (dc1/dc3) handshake. the parallel port data has odd parity. the default terminator character is a cr, but it can be changed by software commands. an xon/xoff (dc1/dc3) software handshake is available to control data transmission. feedback features both audio and visual feedbacks are possible with the decoder ics. in both cases, the outputs from the ics must be buffered before driving the actual feedback mechanism. an led or beeper connected to the decoder ics can be controlled directly by the ic, with signals generated by successful decodes or can be controlled by the host system.
3 in addition, the tone of the beeper can be varied by software commands to be one of 16 different frequencies, or can be silenced. power requirements the decoder ic operates from a +5 volt dc power supply. the maximum current draw is 19ma. the maximum power supply ripple voltage should be less than 100 mv, peak-to-peak. configuration control configuration of the decoder ic is determined by hardwire connections and/or through software commands. hardwire selection is limited to key operating parameters. a greater range of configuration control is available via software commands. a summary of the decoder ic features and configuration control is presented in summary of features and configuration control table. handling precautions the decoder ics are extremely sensitive to electrostatic discharge (esd). it is important that proper anti-static procedures be observed when handling the ics. the package should not be opened except in a static free environment. manuals the decode ic users manual covers the following topics: ? data output formats ? i/o interfaces ? laser input timing diagrams ? escape sequence syntax and functionality ? example schematics ? all configurable options ? bar code menus ? scanner positioning and tilt ? sample bar code symbols ? appendices describing bar code symbologies part number description hbcr-1810 cmos, 40 pin dip, bulk ship, no manuals HBCR-1811 cmos, 44 pin plcc, bulk ship, no manuals option a01 ic individually boxed with manuals hbcr-1997 series 1810 manuals ordering information
4 4 recommended operating conditions parameter symbol minimum maximum units notes supply voltage v cc 4.0 6.0 v 1 ambient temperature t a - 40 + 85 c crystal frequency xtal 0 (dc) 12.000 mhz 2 element time interval eti 150 70 000 m s3 notes: 1. maximum power supply ripple of 100 mv peak-to-peak. 2. the hbcr-1810 series uses a 12.000 mhz crystal. for different crystal frequencies, multiply the specified baud rate and beeper frequencies by (crystal frequency/12.000 mhz) and multiply the element time interval ranges by (12.000 mhz/crystal frequency). 3. at the specified crystal frequency. absolute maximum ratings parameter symbol minimum maximum units notes storage temperature t s - 55 + 150 c supply voltage v cc - 0.5 + 7.0 v 1 pin voltage v in - 0.5 v cc + 0.5 v 1, 2 notes: 1. voltage on any pin with respect to ground. 2. t a = 25 c. dc characteristics (t a = - 40 c to +85 c, v cc = 4.5 v to 5.5 v, v ss = 0 v) test symbol parameter 1810 pins 1811 pins min. max. units conditions v il input low voltage all all -0.5 0.2 v cc C 0.1 v v ih input high voltage except 9,18 except 10, 20 0.2 v cc +0.9 v cc + 0.5 v v ih1 input high voltage 9, 18 10, 20 0.7 v cc v cc + 0.5 v v ol output low voltage 1-8, 10-17, 2-9, 11, 13-19, 0.45 v i ol = 1.6 ma 21-28 24-31 v ol1 output low voltage 30,32-39 33, 36-43 0.45 v i ol = 3.2 ma v oh output high voltage 1-8, 10-17, 2-9, 11, 13-19, 2.4 v i oh = -60 m a 21-28 24-31 0.75 v cc vi oh = -30 m a 0.9 v cc vi oh = -10 m a v oh output high voltage 30, 32-39 33, 36-43 2.4 v i oh = -400 m a 0.75 v cc vi oh = -150 m a 0.9 v cc vi oh = -40 m a i il input low current 1-8, 10-17, 2-9, 11, 13-19, -10 -200 m av in = 0.45 v 21-28 24-31 i il2 input low current 18 20 -3.2 ma v in = 0.45 v i il1 input leakage current 32-39 36-43 10 m a 0.45 v in v cc r rst pulldown resistor 9 10 20 125 k w i cc power supply current - - 18 ma all outputs disconnected
5 summary of features and configuration control hardwire/ software feature function or value control [1] default setting [2] mode [3] notes mode of operation parallel or serial mode hardwire parallel n/a baud rate 300, 1200, 2400, 9600 hardwire 300 baud serial parity 0s, 1s, odd, even hardwire 0s serial 4 stop bits 1 or 2 hardwire 2 serial terminator c r , c r l f , h t , none hardwire c r serial character user defined software c r both 5 (10 characters max.) header character user defined software no header both (10 characters max.) character data output character x on /x off (dc1/dc3) software no pacing both code 39 software industrial code interleaved 2 of 5 code 39 select extended code 39 both interleaved 2 of 5 code upc/ean/jan together; software upc/ean/jan codes both or upc only upc/ean/jan enable 2 or 5 digit software supplements not code select supplements enabled suppress zeros upc-e software zeros included checksum verification code 39 checksum both no checksum enable interleaved 2 of 5 checksum software verification both interleaved 2 of 5 user defined up to 32 software variable length both label length check characters or variable length scanner disable disables scanner input software input enabled both good read beep enables good read beep in software beep signal enabled; both select one of 16 tones tone = 15 sound tone command to sound tones software n/a both defines one of 16 tones led control controls led driver circuit software led to flash upon both good read status request gives status of decoder software n/a both ic configuration hard reset resets decoder ic to software n/a both hardwire configuration and default software settings notes: 1. software commands are sent by means of escape sequences. 2. default settings are those settings which result when the relevant pins have been tied to +5 v and no software commands have been sent to the decoder ic. 3. some functions apply only when the decoder ic is operating in the serial mode. others apply in both the parallel and serial modes. 4. in parallel mode, the parity is always odd. 5. in the parallel mode, the terminator character is c r unless changed through software commands.
6 6 hbcr-1810 series serial pinout mnemonic description bro baud rate select 0 br1 baud rate select 1 sb stop bits pt0 parity select 0 pt1 parity select 1 tr0 trailer select 0 tr1 trailer select 1 rxd received data txd transmitted data led led control bpr beeper control rst reset si scanner input sz suppress zeroes, upc-e nc no connect ea connect to +5 v ale address latch enable mde mode wr memory write rd memory read xtal 1 crystal input 1 xtal 2 crystal input 2 c39fla code 39 full ascii conversion c39cse code 39 check character enable ad0-ad7 address/data bits 0-7 a8 memory address line 8 a9 memory address line 9 v ss ground v cc +5 v power br0 br1 sb pt0 pt1 tr0 tr1 sz rst rxd txd si nc led bpr wr rd xtal 2 xtal 1 v ss v cc ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 ea ale nc mde ?0 v c39fla c39cse nc nc nc a9 a8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 1810 tr0 1811 6 5 4 3 2 1 44 43 42 41 40 tr1 sz rst rxd nc txd si nc led bpr 39 38 37 36 35 34 33 32 31 30 29 7 8 9 10 11 12 13 14 15 16 17 ad4 ad5 ad6 ad7 ea nc ale nc mde ?0 v c39fla c39cse 18 19 20 21 22 23 24 25 26 27 28 pt1 pt0 sb br1 br0 nc v cc ad0 ad1 ad2 ad3 wr rd xtal 2 xtal 1 v ss nc a8 a9 nc nc nc
7 hbcr-1810 series parallel pinout mnemonic description pp0-pp7 parallel port bits 0-7 cmdrdy command ready cmdrd command read datardy data ready datawr data write led control bpr beeper control rst reset si scanner input sz suppress zeroes, upc-e nc no connect ea connect to +5 v ale address latch enable mde mode wr memory write rd memory read xtal 1 crystal input 1 xtal 2 crystal input 2 c39fla code 39 full ascii conversion c39cse code 39 check character enable ad0-ad7 address/data bits 0-7 a8 memory address line 8 a9 memory address line 9 v ss ground v cc +5 v power pp0 pp1 pp2 pp3 pp4 pp5 pp6 pp7 rst nc sz si cmdrdy led bpr wr rd xtal 2 xtal 1 v ss v cc ad0 ad1 ad2 ad3 ad4 ad5 ad6 ad7 ea ale nc mde - 5 v c39fla c39cse datardy cmdrd datawr a9 a8 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 1810 pp5 1811 6 5 4 3 2 1 44 43 42 41 40 pp6 pp7 rst nc nc sz si cmdrdy led bpr 39 38 37 36 35 34 33 32 31 30 29 7 8 9 10 11 12 13 14 15 16 17 ad4 ad5 ad6 ad7 ea nc ale nc mde - 5 v c39fla c39cse 18 19 20 21 22 23 24 25 26 27 28 pp4 pp3 pp2 pp1 pp0 nc v cc ad0 ad1 ad2 ad3 wr rd xtal 2 xtal 1 v ss nc a8 a9 datawr cmdrd datardy
8 8 parallel mode handshake timing host commands received by decoder ic parallel mode handshake timing decoder ic data sent to host datardy t do port 1 pins 0-7 datawr t df t dw t dd input from host data to bus output to host decoder ic data sent to host t dh t do = falling edge of datardy to data output to bus. maximum = 140 ?. t df = data output to bus to falling edge of datawr. maximum = 2 ?. t dw = rising edge of datardy to rising edge of datawr. maximum = 5 ?. t dh = data hold after rising edge of datawr. maximum = 2 ?. t dd = rising edge of datawr to falling edge of datardy. minimum = 0 ?. note: these timing specifications given are based on the assumption that there is no decoding in progress, no status, terminal id, header or terminator change command is being executed at the time. all the timings assume the ic runs at 12 mhz. cmdrdy t cr cmdrd port 1 pins 0-7 t ca t cc input from host output to host host command to bus t cr = falling edge of cmdrdy to falling edge of cmdrd. maximum = 22 ?. t cs = command setup to rising edge of cmdrdy. minimum = 0 ?. t ca = rising edge of cmdrdy to rising edge of cmdrd. typical = 6 ?. t cc = rising edge of cmdrd to falling edge of cmdrdy. minimum = 0 ?. t cs note: these timing specifications given are based on the assumption that the scanner is not active at the time. since scanner input to the ic is interrupt driven, the timing might be stretched if the scanner is active during that time. all the timings assume the ic runs at 12 mhz.
9 escape sequence summary command description command description - yb good read beep select - y0 trailer select - yc industrial code select - ys status request - yd checksum verification - yt sound tone select - yl led control - yu upc/ean/jan options - ym interleaved 2 of 5 - yw scanner enable length check - yn header select - yx dc1/ dc3 pacing e hard reset note: is the ascii escape character, 27 decimal, 18 hex. ic reset circuits figure 1. mechanical dimensions C units (mm) figure 2. hbcr-1810. v cc 4.7 ? 1n914 reset 52.8 51.9 40 21 120 14.2 13.6 15.7 14.9 5.1 max. 2.54 max. 0.3 min. seating plane 2.54 ?0.25 0.65 max. 0.6 max. units (mm) 0?~ 15 index mark area
10 10 figure 3. HBCR-1811. 17.7 17.4 16.0 15.0 units (mm) 16.7 16.5 39 29 17.7 17.4 16.7 16.5 40 6 28 18 717 index mark 1.32 1.22 0.81 0.66 0.53 0.33 4.57 4.20 0.51 min. 1 mechanical dimensions C units (mm) plcc solder pad reference figure 4. pad size. figure 5. pad placement. 0.76 1.8 1.27 r 0.2 units (mm) 12.7 15.6 12.7 15.6 units (mm)
11 plcc drying whenever vapor phase or infrared reflow technologies are used to mount the plcc packages, there is a possibility that previously absorbed moisture, heated very rapidly to the reflow temperatures, may cause the package to crack from internal stress. there is a reliability concern that moisture may then enter the package over a period of time, and metal corrosion may take place, degrading the ic performance. to reduce the amount of absorbed moisture and prevent cracking, all of the plcc ics should undergo one of the following baking cycles. the parts must then be mounted within 48 hours. if the parts are not mounted within 48 hours, they must be rebaked. the total number of baking cycles must not exceed two (2). if the ics are baked more than twice. agilent cannot guarantee the performance and reliability of the parts. cycle temperature time notes a 125 c 24 hours b60 c 96 hours 1 note: 1. cycle b must be done in an atmosphere of <5 % relative humidity air or nitrogen. neither bake cycle can be performed in the standard shipping tubes. the ics must be baked in an esd safe, mechanically stable container, such as an aluminum tube or pan. contact scanner input circuit v cc scanner connector scanner input 1 2 3 4 5 shield 1 k w tranzorbs p6ke 7.5 c figure 6. recommended interface. notes: 1. the shield must be connected to ground for proper scanner operation. 2. the ? tranzorbs are optional. if the application requires the frequent changing of the scanners, they are highly recommended. ? tranzorb is a registered trademark of general semiconductor industries, tempe, az.
t figure 7. figure 8. decoder ic dedicated 8k x 8 or 2k x 8 ram 7 4 3 7 3 address/data control address address control data dedicated memory with address latch chip block diagram external clock drivers no connect xtal2 cmos clock xtal1 ground www.semiconductor.agilent.com data subject to change. copyright ? 1999 agilent technologies inc. obsoletes 5954-2182 5968-1076e (11/99)


▲Up To Search▲   

 
Price & Availability of HBCR-1811

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X